Two-dimensional molybdenum disulfide (MoS 2 ) has substantial potential as a semiconducting material for devices. However, it is commonly prepared by mechanical exfoliation, which limits flake size to only a few micrometers, which is not sufficient for processes such as photolithography and circuit patterning. Chemical vapor deposition (CVD) has thus become a mainstream fabrication technique to achieve large-area MoS 2 . However, reports of conventional photolithographic patterning of large-area 2D MoS 2 -based devices with high mobilities and low switching voltages are rare. Here we fabricate CVD-grown large-area MoS 2 fieldeffect transistors (FETs) by photolithography and demonstrate their potential as switching and driving FETs for pixels in analog organic light-emitting diode (OLED) displays. We spin-coat an ultrathin hydrophobic polystyrene layer on an Al 2 O 3 dielectric, so that the uniformity of threshold voltage (V th ) of the FETs might be improved. Our MoS 2 FETs show a high linear mobility of approximately 10 cm 2 V −1 s −1 , due to a large grain size around 60 μm, and a high ON/OFF current ratio of 10 8
INTRODUCTION
Molybdenum disulfide (MoS 2 ), a two-dimensional (2D) transition metal dichalcogenide (TMD) semiconductor has attracted much attention from many researchers owing to its interesting physical properties and potentials for future nanoscale electronics. [1] [2] [3] [4] Like graphene, those 2D semiconductors are easily formed by mechanical exfoliation using scotch tapes in general, while it also displays high ON/OFF current ratio and good subthreshold swing in a field-effect transistor (FET) form with n-type conduction unlike graphene, which shows no bandgap. [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] Since 2D MoS 2 obtained by mechanical exfoliation limits the length scale only to a few micrometers, researchers have studied on how to fabricate such 2D MoS 2 in a large scale, [15] [16] [17] [18] [19] [20] which would open the gate toward more practical applications enabling conventional photolithographic device/circuit patterning. Chemical vapor deposition (CVD) has thus become one of mainstream fabrication techniques to achieve large-scale MoS 2 2D sheets. Many of success on largescale MoS 2 monolayer sheets have been reported. [21] [22] [23] Yet, reports on conventional photolithographic patterning for large-scale 2D MoS 2 -based devices with decently high mobilities are still rare, [24] [25] [26] to the best of our limited knowledge. For instance, CVD-grown monolayer MoS 2 FETs might have never been used for both switch and driver of organic light-emitting diodes (two FETs in an OLED pixel for active matrix: see the circuit details in Supporting Information Figure S1 ), while exfoliated TMD-based FETs were barely used once with poor yield as a proof-of-concept-type demonstration. 27 According to previous works, low threshold voltage would be an important issue for OLED pixel switching. 26, 27 In the present work, we have fabricated CVD-grown large-scale MoS 2 FETs with patterned bottom gate and investigated their applications toward analog OLED pixel as low voltage switching and high current driving FETs. In particular, we successfully spincoated an ultrathin hydrophobic polystyrene (PS) polymer layer on Al 2 O 3 dielectric before the CVD MoS 2 monolayer was transferred onto the gate-patterned Al 2 O 3 on glass, so that the uniformity of threshold voltage (V th ) of FETs might be improved. Our MoS 2 FET shows a linear mobility of~10 cm 2 
RESULTS AND DISCUSSION
According to scanning electron microscope (SEM) images of Fig.  1a -c, sufficiently large area and continuous MoS 2 monolayer film was achieved (Fig. 1b) . For the CVD growth, we used a single precursor source consisting of MoS 2 powder at a high growth temperature~800°C with a temperature of 900°C for the powder precursor, 33 instead of the combination of MoO 3 and S, which is more often reportedly used (see Methods section for more details). [15] [16] [17] From a more magnified view of the film region, a grain boundary is distinguished better as indicated by dashed outline in Fig. 1c . The average individual grain size is 2000 µm 2 . At the periphery of the substrate, characteristic triangular-shaped monolayer MoS 2 with side dimensions from 30 to 60 µm were observed (Fig. 1a) . In Fig. 1a we can also see how the monolayers start to join to ultimately form the continuous film. These results were obtained from all the thermally oxidized SiO 2 /Si substrates we used. Continuous film area approaches to a few mm 2 . MicroRaman spectroscopy was used to confirm the monolayer nature of the MoS 2 grown as the separation between the E 1 2g and A 1g Raman peaks is known to be characteristic of the number of MoS 2 layers. [34] [35] [36] The spectra obtained over the film regions (Fig. 1b) are shown in the red "1L" curve of Fig. 1d , with a peak separation of 20.2 cm −1 . For further confirmation, we have put the spectra for bilayer (2L, blue, 23.2 cm −1 peak separation) and trilayer (3L, green, 24.2 cm −1 peak separation) MoS 2 spots that we could sometimes find at the very outer periphery of the substrates, where MoS 2 nucleation might not be so controllable resulting in more vertical growth (supporting photo image of the outer periphery is seen in Figure S2 ). We also included the Raman spectrum from bulk MoS 2 powder (black line), which exhibited a 25.1 cm −1 peak separation. To assess the quality of the MoS 2 monolayer films, [37] [38] [39] we plot in Fig. 1e comparable to or potentially better in crystalline quality than reported ones. 43 We might attribute such good crystalline quality along with large-scale continuous monolayer MoS 2 to a high growth temperature over~800°C with a temperature of 900°C for the powder precursor, since the higher temperature enhances surface diffusion of adatoms and lateral crystal growth, and therefore smooth coalescence into a continuous film. The optical properties of our MoS 2 monolayer films were also characterized using power-dependent photoluminescence (PL) measurements at room temperature, as shown in Fig. 1f . A strong emission related to the A-exciton in MoS 2 was observed at 1.84 eV. The Bexciton-related peak could also be distinguished at 1.99 eV. The peak separation of 150 meV is due to the splitting of valence band. 2, 42, 44 The peak positions did not shift with exciton power. The inset of Fig. 1f shows that the luminescence emission intensity (I PL ) follows a power relationship with incident laser excitation power (I L ): I PL = nI L α . 45 The exponent α indicates the type of radiative recombination process the PL originates from, with an exponent of 1 corresponding to free exciton recombination. In our samples, a slope of 0.79 (as α) was obtained, which indicates the recombination is close to excitonic although there is some degree of defect-related recombination. 46, 47 We have also compared the FWHM of the main luminescence peak for the MoS 2 films grown on the various thicknesses of SiO 2 as shown in Fig. 1g . The FWHM was found to range from 60 to 80 meV, which is close to the best reported value (60 meV) to date (50 meV is for the suspended MoS 2 monolayer 2 ). 15 The large-scale MoS 2 monolayer was transferred onto a 50 nmthick Al 2 O 3 dielectric, beneath which a patterned Au gate was located already. Our MoS 2 was then aligned and patterned on the gate as channels by conventional photolithography including O 2 plasma dry etching. Figure 2a displays such patterned MoS 2 channels (red dotted-line rectangles) and gates in optical microscope (OM) images along with a schematic cross section (left inset) while completed devices (16 FETs) with Au S/D electrodes are also shown in the right inset as another OM image. As stated in the introduction part, we particularly spin-coated an ultrathin hydrophobic PS layer on Al 2 O 3 dielectric before the transfer of CVD MoS 2 monolayer, expecting and targeting a relatively uniform V th distribution of MoS 2 FETs. But we also fabricated another set of MoS 2 FETs with bare Al 2 O 3 without PS layer, so to compare the two types of FET devices with and without PS layer. Capacitance-voltage (C-V) measurements were thus conducted for two different dielectrics (see Figure S3 for the values of 8.46 nm PS/50 nm Al 2 O 3 and 50 nm Al 2 O 3 ). In addition, another PS layer was utilized as a technical sacrificial cover to transfer monolayer MoS 2 during these device fabrications, and this second PS layer is peeled-off from MoS 2 after transferring onto dielectric, while the ultrathin PS layer on Al 2 O 3 stays firm because it covalently bonded on Al 2 O 3 surface (see fabrication details in Methods section and Supporting Information, Figure S4 .) According to the OM images of channels in Fig. 2a , most of the monolayer channels appear clean without any distinguishable specks except a few channels, which might contain nonuniform Figure 2b is an SEM image from two MoS 2 FETs with S/D electrodes as example devices for switch and driver of an OLED pixel circuit (as described in the overlaid inset circuit). The red rectangles in Fig. 2b identify the channel area as partially covered by S/D region while Fig. 2c illustrates the same circuit as a three-dimensional drawing.
As Figure S5a and b. We compare device uniformity between FETs with PS layer and without in Fig. 3b , where the histograms of V th and gate hysteresis (ΔV GS ) are plotted as obtained from those two types of FETs. The V th distribution of FETs with PS layer appears quite uniformly centered (near −1 V) while that of FETs without is relatively scattered, and the ΔV GS of the former devices appears mostly smaller (as~1 V in average) than that of the latter (approximately more than 3 V). Failed or lowperformance FETs seem to originate from the transfer failure of MoS 2 monolayer, which includes tearing and possible wrinkling during transfer whether on PS/Al 2 O 3 or bare Al 2 O 3 surface. It is, however, regarded that the hydrophobic PS layer surface certainly improves the device uniformity and causes hysteresis reduction due to trap density reduction at the MoS 2 channel/dielectric interface. Among the 48 FETs of Fig. 3a , we selected two FETs for switch and driver, which have red and blue curves, respectively for active OLED pixel operation. Fig. 3d where ohmic behavior between Au and S/D is confirmed. Inset linear mobility plot of Fig. 3d shows that the average mobility of switching FET is as high as~8 cm 2 V −1 s −1 . On the one hand, from the type 1 FET group in Fig. 3a we chose another device (blue transfer curve) for driving FET whose V th is a little deviated to more (−) direction from central region. Our selection was according to a natural expectation that this FET would draw more current for OLED operation, although such V th deviation may be undesirable in producing uniform devices. This deviation may come from bilayer-or trilayer-containing MoS 2 channel. Figure 3e Fig. 3f . Inset mobility plot of Fig. 3f shows the linear mobility of driving FET as~15 cm 2 V −1 s −1 . In fact, maximum mobility of~15 cm 2 V −1 s −1 and average of 8-10 cm 2 V −1 s −1 were achieved from our type 1 FETs. Those decently high mobility values might come from large MoS 2 grain size (~60 μm), which is relatively larger than channel length (L = 4.5 μm) and width (W = 10 μm).
Based on the device performances of the switching and driving FETs, an analog pixel operation for a single OLED was attempted with a circuit (the inset of Fig. 4c, d . However, it is recognized from blue OLED pixel operation that we might need higher V Switch to brighten up the blue light than that for the case of green OLED. According to Fig. 4d, I OLED values of blue OLED are higher than those of green OLED for V Switch (=8 and 5 V) while blue lights appear much dimmer than green lights.
Dynamic ON/OFF switching of OLED pixels was attempted as shown in Fig. 5a , b, which are according to their static lightemitting performances in Fig. 4a-d. Figure 5a shows the I OLED and V OUT dynamics in green OLED pixel circuit as obtained by temporally modulating V Data (between −3 and 3 V at 1 Hz). ON and OFF switching was observed from all the switching voltages (=3, 5, and 8 V), and of course, the green emission intensity appears distinguishable according to each switching voltage. For blue OLED pixel operation of Fig. 5b , almost the same dynamics Fig. 5a , b, dynamic OLED emissions for green and blue lights are displayed in Fig. 5c for more detailed comparison between the two OLEDs. According to Fig. 5c , the blue light appears completely dark at I OLED (=~0.18 μA) and 3 V switching voltage while the green emission is still very bright at the same voltage and even lower I OLED (=~0.15 μA). Such emission difference in both dynamic and static operations comes from their respective emission efficiencies since green OLED emission displays a higher efficiency than blue ones in general. On the one hand, an obvious delay in V OUT dynamics (Fig. 5b) for blue emission was observed under 3 V of V Switch . It is probably because I-V curve characteristics of blue OLED is different from that of green OLED. According to the inset plots of Fig. 4a , blue OLED should have higher resistance (dV/dI) in the range of 1-3 V than green OLED device. Such higher resistance (R) might cause longer RC delay under the same parasitic capacitance (C) condition. Nevertheless, it is regarded that our CVD MoS 2 monolayer channel FETs overall show strong potentials to function as the gate switch and I OLED driver for analog OLED pixel circuits.
Based on above switching dynamics results from Fig. 5a -c, we further conducted two types of more advanced dynamic switching: digital switching of 2 × 1 OLED pixel array and grayscale analog switching of single blue/green OLED pixel. These demonstrations were carried out under fixed V DD and V Switch (V DD = V Switch = 5 V), which appears to be a proper condition for pixel display in Fig. 5c when two alternating V Data pulses are used between 0 and +5 V. Fig. 6d , e, grayscale pixel display appears quite clear in each step of I OLED . For each color, four different intensities of OLED are obtained while green color is much brighter than blue one as expected. Another interesting to note is that V OUT difference in analog green OLED driving is much minimal compared to that in analog blue driving. In other words, small V OUT difference causes large difference in I OLED for green OLED. Such difference between green and blue pixel would be again attributed to the I-V curve origins of green and blue OLED diode in the inset of Fig. 4a 
METHODS

MoS 2 CVD growth
The 2D MoS 2 material was grown by CVD in a quartz tube furnace. A single precursor source was used, consisting of MoS 2 powder. 33 instead of the combination of MoO 3 and S, which is more often reportedly used. The precursor was placed in a quartz boat at the center of a tube while the substrates were placed downstream. We did not use any substrate surface treatment to promote nucleation prior to growth. The growth was performed at a pressure of 10 mbar under 20 sccm Ar flow, with the furnace temperature ramped to 950°C, for a duration of 20 min. This high temperature leads to the thermal evaporation of the MoS 2 precursor, which nucleates and redeposits onto the substrates located at a cooler region of the furnace (estimated to be~200°C lower). The substrate temperature (~800°C with a temperature of 900°C for the powder precursor) is therefore also higher than those reported when a combination of MoO 3 and S was used. We believe this higher growth temperature leads to enhanced surface diffusion during growth and therefore, in combination with the use of a single precursor, contributes to the larger area MoS 2 monolayer film obtained here. Finally, the furnace was allowed to cool down naturally. Thermally oxidized silicon substrates were used in this work. The substrates were oxidized prior to growth under an O 2 /Ar at 1000°C at an atmospheric pressure for the durations of 60, 120, 180, and 240 min, resulting in an oxide thickness of approximately 45, 75, 90, and 145 nm, respectively, as confirmed by ellipsometry. In addition, we have used commercially available 300 nm SiO 2 /Si wafer for comparison. To the best of our knowledge, this represents the first comparative study of MoS 2 growth on different oxide thickness, while the majority of reported data was on thick 300 nm oxide.
Transfer process
As-grown MoS 2 on the SiO 2 /p + -Si substrate was spin-coated by PS layer (molecular weight = 280,000, Sigma-Aldrich) at 3500 rpm for 60 s. The sample was annealed at 85°C for 15 min. After baking, the resultant PS/ MoS 2 /SiO 2 /p + -Si structure was dipped into deionized (DI) water, so that the PS/MoS 2 membrane might be separated from the SiO 2 /p + -Si substrate and floated on the surface of DI water. The PS/MoS 2 membrane was picked up and transferred onto the target (ultrathin PS/gate-patterned atomic layer deposition (ALD) Al 2 O 3 /glass or gate-patterned ALD Al 2 O 3 /glass) substrate. After the transfer to the target substrate, the sample was baked at 85°C for 1 h and 180°C for 30 min. The top PS residues were peeled-off by using toluene. 48 (Supporting Information, Figure S4 )
Device fabrication
The glass substrates were cleaned in acetone and ethanol using an ultrasonicator for 15 min. The Au/Ti (20 nm/10 nm) bilayer was deposited by DC magnetron sputtering system and patterned for bottom gateelectrodes by photolithography and lift-off process (lift-off layer: LOR 3A, Micro Chemical, and photoresist layer: AZ GXR-601, AZ electronic materials). For dielectric layers, ultrathin PS/50 nm-thick Al 2 O 3 (or 50 nmthick Al 2 O 3 only) layer was prepared by ALD system and PS coating. For hydrophobic PS layer spin-coating, dimethyl chlorosilane-terminated PS (Polymer Source, Product No. P3881-SSiCl) was initially dissolved in toluene (Aldrich) solvent, and the oxygen plasma cleaning (150 W, 50 sccm, 20 s) was applied to the prepared Al 2 O 3 dielectric surface. The PS-brush solution (10 mg/mL) was spin-coated onto the Al 2 O 3 surface and then heated at 170°C for 48 h inside a vacuum oven, so that the ultrathin PS layer may be covalently bonded to the plasma-treated Al 2 O 3 surface. 49, 50 As stated in the above transfer process, as-grown monolayer was transferred from SiO 2 /p + -Si substrate to patterned bottom gate substrate using PS transfer method (Supporting Information, Figure S4) . 48 After transfer, CVD MoS 2 flakes were patterned by photolithography and O 2 plasma dry etching process. For the source (S) and drain (D) ohmic contact electrodes, Au (50 nm) was deposited and patterned using conventional photolithography and lift-off processes. Finally, we annealed the device at 250°C in N 2 ambient to improve the S/D contact for MoS 2 channel.
Measurements
The device current-voltage (I-V) characterizations were carried out by a semiconductor parameter analyzer (HP 4155C, Agilent Technologies) and the capacitance-voltage (C-V) measurements were carried out by a LCR meter (HP4284A, Agilent Technologies). Electrical dynamics were investigated with a function generator (AFG 310, Sony/Tektronix). SEM images were taken with an Field Emission SEM (JSM-7800F, JEOL Ltd.). OLED sample pixels were supplied from Samsung Display Co.
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